<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:dc="http://purl.org/dc/elements/1.1/">
  <channel>
    <title>DEV Community: WesleyRdS</title>
    <description>The latest articles on DEV Community by WesleyRdS (@wesleyrds).</description>
    <link>https://dev.to/wesleyrds</link>
    <image>
      <url>https://media2.dev.to/dynamic/image/width=90,height=90,fit=cover,gravity=auto,format=auto/https:%2F%2Fdev-to-uploads.s3.amazonaws.com%2Fuploads%2Fuser%2Fprofile_image%2F1156016%2F6aaf8c3b-9d37-4011-9e9d-17d330d08a18.png</url>
      <title>DEV Community: WesleyRdS</title>
      <link>https://dev.to/wesleyrds</link>
    </image>
    <atom:link rel="self" type="application/rss+xml" href="https://dev.to/feed/wesleyrds"/>
    <language>en</language>
    <item>
      <title>Extremely excited about verilog and computer architecture</title>
      <dc:creator>WesleyRdS</dc:creator>
      <pubDate>Fri, 08 Sep 2023 21:56:25 +0000</pubDate>
      <link>https://dev.to/wesleyrds/extremely-excited-about-verilog-and-computer-architecture-4nmk</link>
      <guid>https://dev.to/wesleyrds/extremely-excited-about-verilog-and-computer-architecture-4nmk</guid>
      <description>&lt;p&gt;I am seriously considering the possibility of trying to implement the legV8 architecture in verilog as my TCC project &lt;/p&gt;

</description>
    </item>
  </channel>
</rss>
