Is there a way to implement 6x64 decoder in verilog WITHOUT 2 by 4 and 3 by 8? Steven Alex Yeung Steven Alex Yeung Steven Alex Yeung Follow Feb 26 '21 Is there a way to implement 6x64 decoder in verilog WITHOUT 2 by 4 and 3 by 8? #verilog Add Comment 1 min read