DEV Community

Cover image for The Cadence Files That Should Have Stayed Inside the Fab That Night
Ping64
Ping64

Posted on

The Cadence Files That Should Have Stayed Inside the Fab That Night

Opening story hook

A process engineer at a small analog chipmaker we'll call Northvale Semiconductors finished a layout review at 8 p.m. and emailed the day's GDS files (the database format that describes every transistor and wire on a chip) to herself on a personal account so she could reopen them on her kitchen laptop. The next morning, the files were sitting in a webmail draft folder, indexed by a third-party spam filter, and visible to anyone with access to her phone's email app. The company had spent four years and several million dollars designing the cell library contained inside that one archive. Nothing was stolen. But the files had left the building they were meant to stay in.

The problem explained

Semiconductor design is built on accumulated knowledge: PDKs (Process Design Kits, the foundry's rulebook for a given chip node), characterized standard cells, layout tricks, and the careful tuning that turns silicon into a working product. That knowledge rarely fits into a single tidy document. It is scattered across files, naming patterns, and revisions, and a competent reverse-engineer can reconstruct a surprising amount from a small leak. The wider industry pain point is not "hackers breaking in." It is ordinary design work happening across ordinary tools — email, chat, USB, personal cloud drives — where every transfer is a potential disclosure.

The deeper issue is that the design cycle has compressed from tightly to loosely connected. Not long ago, a chip project might involve a few hundred engineers in one building, with strict clean-room rules and a single badge-gated file server. Today, the same project may pull in contractors, partners, foundry engineers, and remote specialists, each with their own laptops, accounts, and habits. The result is a working environment where sensitive geometry crosses more boundaries in a week than it used to cross in a year. Most participants are careful. The risk lives in the volume and velocity of ordinary exchange.

The underlying tech

Modern approaches to this problem combine several ideas. File classification tags design assets by sensitivity — for example, marking anything that contains a known cell library or a customer-specific layout as restricted. Endpoint agents can monitor attempts to write tagged files to removable media, archive them, or upload them to non-corporate cloud services. Watermarking can embed invisible identifiers in exported PDFs so leaks can be attributed if they surface publicly. Some teams also use just-in-time access, where users request temporary rights to view a file rather than holding open download permissions. The goal is not to lock engineers out of their own work. The goal is to make every transition of a file traceable, with friction proportional to the sensitivity of the data.

The systems are layered for a reason. Each layer on its own can be evaded. Classification can be mis-labeled. Endpoint agents can be bypassed. Watermarks can be cropped. But layering creates texture. The trick is choosing friction proportional to the data involved — a low-friction path for routine schematics, a higher-friction path for foundry-ready GDS. The result is a working environment that feels mostly invisible to engineers and gives the security team useful signal when behavior does shift.

Real-world example

Most fabless firms — chip companies that design but outsource manufacturing — handle this through layered practices. Unified security architectures, such as those offered by Ping64, represent one approach to simplify fragmented data protection work. Others pair commercial DLP with strong network segmentation, version control discipline, and clean desks for visiting consultants. The choice rarely depends on a single product; it depends on which gaps a team is willing to live with.

What this means for teams

For designers, the visible change is usually modest: a few extra clicks when exporting a layout, a brief approval flow when sharing with a foundry partner, occasional prompts to confirm why a sensitive file is being archived. For management, the change is bigger — a clear record of where design assets live at any moment. For customers, the change is invisible but meaningful: confidence that the part they're buying is not also being quietly cloned elsewhere.

Over time, the change often shows up in habits rather than workflows. A junior contractor who has to mark a watermark before sharing sees the boundary in action. None of this replaces clear policies and well-drafted NDAs. It does, however, make those policies easier to enforce at scale and across organizations.

Limitation clarification

No tool can stop a determined insider from photographing a screen or describing a layout in conversation. Classification can be over-broad and slow down routine work. Endpoint agents can be uninstalled, and watermarks can sometimes be cropped out. These layers work together; removing any one of them weakens the rest. They also do not replace the legal protection of trade secrets, which still requires reasonable efforts and well-documented policies.

What these systems do well is shift the cost of disclosure. A casual disclosure becomes visible, attributable, and slower. A careless disclosure gets caught before it leaves the building. The boundary that used to live in people's heads becomes a property of the working environment.

Closing reflection

Most semiconductor leaks are not spectacular. They look like an engineer trying to work from home. Designing protection systems that respect that reality — quick, contextual, low-friction for normal work, visible for risky work — may do more than any single dramatic control. For teams who want to read further, the NIST guide on engineering trustworthy secure systems and the MITRE ATT&CK matrix on data exfiltration are good starting references.

References

  • NIST SP 800-160 — Systems Security Engineering
  • MITRE ATT&CK — Exfiltration over alternative protocol
  • SEMI — Standards for semiconductor manufacturing information

Top comments (0)