2026 Pricing Table: Real Numbers from Production
Based on actual Q2 2026 production data. Standard FR-4 (Tg170), 1oz copper, standard through-hole vias, ENIG finish, 5/5mil trace/space.
Standard Board (100 x 100mm)
| Layers | 5 pcs | 10 pcs | 50 pcs | 100 pcs | 500 pcs | 1000 pcs |
|---|---|---|---|---|---|---|
| 4L | $18-30 | $12-25 | $8-15 | $5-10 | $3.50-6 | $2.50-4.50 |
| 6L | $30-50 | $22-42 | $14-25 | $9-16 | $6-10 | $4.50-7 |
| 8L | $50-80 | $35-60 | $22-38 | $14-24 | $9-15 | $7-11 |
| 10L | $70-110 | $50-85 | $32-52 | $20-35 | $13-22 | $10-16 |
| 12L | $100-160 | $70-120 | $45-72 | $28-48 | $18-30 | $14-22 |
| 16L | $160-260 | $120-200 | $75-120 | $48-78 | $30-50 | $22-36 |
| 20L | $250-400 | $180-350 | $110-180 | $72-115 | $45-72 | $35-55 |
Pricing reflects mid-2026 material costs including copper surcharge. Add 10-25% for impedance control, 25-50% for HDI vias, 15-30% for heavy copper (2oz+).
What Drives the Price Range Within Each Tier
The ranges above reflect variation in board size (larger boards use more panel area), minimum features (4/4mil adds 10-20% vs 5/5mil), via density (more drilled holes = more drill time + more plating chemistry), copper weight (2oz adds 15-25%), and special requirements like controlled depth drilling or backdrilling (each adds 10-20%).
The Four Cost Thresholds
Understanding where manufacturing process changes create step-function cost increases is essential for anyone designing multilayer PCBs with budget awareness.
Threshold 1: 4 to 6 Layers (Biggest Percentage Jump — 40-65%)
The 4-to-6 transition crosses the key manufacturing threshold from single-press to multi-press lamination. A 4-layer board (outer-core-outer) is pressed in one cycle. Six layers require laminating inner cores, then pressing the complete stack — adding one full press cycle. Before committing to 6 layers, ask yourself: can you achieve the needed routing density on 4 layers by reducing trace/space? A 4-layer board at 4/4mil often provides equivalent routing density to a 6-layer at 6/6mil.
Threshold 2: 8 to 10 Layers (Registration Tolerance — 30-45%)
Above 8 layers, maintaining layer-to-layer registration within +/-3mil across all layers becomes challenging. The cumulative registration error from multiple press cycles can exceed drilling tolerance, requiring tighter (more expensive) process control.
Threshold 3: 12 to 14 Layers (Sequential Lamination — 25-35%)
Many fabricators transition to sequential lamination (pressing in stages, not all at once) at 14+ layers. This adds 2-3 additional press cycles with alignment verification between each.
Threshold 4: 20+ Layers (Specialized Equipment — 50-100%)
Above 20 layers, board thickness exceeds 3.0mm for standard stackups, requiring high-aspect-ratio drilling (>12:1), specialized presses with extended dwell times, and very tight registration across multiple sequential lamination steps.
7 Strategies to Reduce Multilayer PCB Cost
1. Increase Minimum Trace/Space (Saves 10-25%)
Moving from 4/4mil to 5/5mil reduces etching difficulty and improves yield. If your routing density allows it, this is free money — no performance impact on most designs below 5 GHz.
2. Standard Via Sizes (Saves 5-15%)
Using 10-mil or 12-mil finished holes instead of 8-mil saves drilling time and improves plating yield. Smaller vias require more precise drilling and longer plating cycles.
3. Optimize Panel Utilization (Saves 10-20%)
Work with your fabricator on board dimensions that maximize panel utilization. Standard panel is 18x24 inches. A board that's 105x105mm wastes significant panel area compared to 100x100mm — a 5mm dimension change can add one more board per panel.
4. Consolidate Layer Count (Evaluate 2 Fewer Layers)
Before committing to 10 layers, seriously evaluate whether 8 layers with 4/4mil trace/space can route your design. The routing density gain from tighter features often offsets 2 layers — and saves 30-45% on fabrication.
5. Standard Copper Weight (Saves 15-25% vs Heavy Copper)
Unless your design requires high-current traces (>3A), stick with 1oz copper on all layers. Heavy copper (2oz+) requires longer etch times, wider trace/space minimums, and generates more yield loss.
6. Volume Commitment Pricing (Saves 15-30%)
If you know your annual volume, negotiate pricing based on the total commitment rather than individual PO quantities. A commitment to 5000 boards/year often unlocks the 1000-piece pricing tier even on smaller individual orders.
7. Reduce Drill Count (Saves 5-10%)
Every via is a drilled hole. Mechanical drilling is a significant portion of fabrication time for dense multilayer boards. Where possible, reduce via count through routing optimization.
Material Cost Impact Beyond Standard FR-4
| Material | Cost Multiplier | When Needed |
|---|---|---|
| Standard FR-4 (Tg150) | 1.0x | General purpose below 3 GHz |
| High-Tg FR-4 (Tg170) | 1.1-1.2x | Lead-free assembly, reliability |
| Mid-loss (Megtron 4, I-Speed) | 1.5-2.5x | 10-25 Gbps digital |
| Low-loss (Megtron 6) | 2.5-4.0x | 25-56 Gbps, long traces |
| Rogers RO4350B | 3.0-5.0x | RF/microwave below 20 GHz |
| PTFE (RT5880) | 8.0-15.0x | mmWave above 20 GHz |
For most multilayer boards under 12 layers, material cost is 15-25% of total fabrication cost. At higher layer counts (16+), material becomes a larger fraction (25-40%).
Real-World Decision Framework
The best cost optimization starts at the design phase. In our facility, we see engineers routinely over-specifying layer count "just in case" — adding 2 layers of margin that cost 30-45% more but provide routing capacity that goes unused. Before finalizing your stackup, run the numbers: if 8 layers at 4/4mil routes your design with acceptable via density, that 10-layer option at 5/5mil is paying a premium for manufacturing margin you do not need.
If your multilayer PCB quote exceeds the ranges in the table above by more than 30%, there are likely optimization opportunities. We provide detailed cost breakdowns with every quote showing exactly which parameters drive the price — so you can make informed engineering tradeoffs between layer count, features, and budget.
Full pricing analysis with interactive volume calculator on our blog
Related reading from our engineering team:
Top comments (0)