Moving from a 4-layer to a 6-layer PCB is one of those decisions that can feel murky until you understand what the extra layers actually buy you. After fabricating hundreds of thousands of 6-layer panels, I want to share the specific configurations, material specs, and impedance calculations that will help you make the right choice for your next design.
When 4 Layers Aren't Enough
The decision to go 6-layer should be driven by concrete constraints, not a vague sense that more is better. The three most common triggers we see in production:
1. BGA escape routing — A 200+ pin BGA at 0.8mm pitch exhausts two signal layers before fanout completes. The math is simple: you can escape 2-3 rows per signal layer through ball field channels. With only 2 signal layers on a 4-layer board, inner balls have no routing path.
2. Multiple high-speed interfaces — When DDR4, PCIe Gen3, and USB 3.1 share a board, each demands its own impedance-controlled layer with adjacent ground reference. Sharing a single reference plane creates unacceptable crosstalk.
3. Power distribution complexity — More than three voltage rails at moderate current means a dedicated power layer pays for itself in freed routing space and improved decoupling.
The Three Configurations That Cover 90% of Designs
Configuration A: SIG/GND/SIG/PWR/GND/SIG (Our Standard Recommendation)
This is what we stock materials for and can turn fastest. It provides:
- Adjacent ground reference for both outer layers (tight impedance control)
- Tightly-coupled L4/L5 power-ground pair (~150pF/cm² distributed decoupling)
- Shielded stripline on L3 for sensitive signals
Configuration B: SIG/GND/SIG/SIG/GND/SIG (Maximum Routing)
Four signal layers, but no dedicated power plane. Use this for high-net-count boards with moderate speed requirements—LED drivers, test fixtures, industrial I/O.
The catch: L3 and L4 share a thick dielectric without an intervening reference plane, creating broadside coupling. Always route orthogonally (horizontal on L3, vertical on L4).
Configuration C: SIG/GND/PWR/SIG/GND/SIG (Enhanced EMC)
Sacrifices one signal layer for a third reference plane. The L2/L3 ground-power pair at 4mil spacing creates substantial interplane capacitance. Ideal for RF, automotive EMC compliance, and precision measurement.
Real Material Specs (Not Just "Thin Prepreg")
This is where most online guides fall short. Here's our actual standard 1.6mm stackup:
| Position | Material | Thickness | Dk @ 1GHz |
|---|---|---|---|
| L1 Copper | 1oz (plated to ~1.8mil) | 1.4mil | — |
| Prepreg L1-L2 | 1x1080 glass, 65% RC | 2.8mil | 4.2 |
| L2 Copper | 1oz GND plane | 1.4mil | — |
| Core L2-L3 | FR-4 (S1000-2M) | 18.6mil | 4.4 |
| L3 Copper | 1oz Signal | 1.4mil | — |
| Prepreg L3-L4 | 1x1080 glass, 65% RC | 2.8mil | 4.2 |
| L4 Copper | 1oz PWR plane | 1.4mil | — |
| Core L4-L5 | FR-4 (S1000-2M) | 18.6mil | 4.4 |
| L5 Copper | 1oz GND plane | 1.4mil | — |
| Prepreg L5-L6 | 1x1080 glass, 65% RC | 2.8mil | 4.2 |
| L6 Copper | 1oz (plated to ~1.8mil) | 1.4mil | — |
Material grades we stock:
- Standard: Shengyi S1000-2M or ITEQ IT-180A (Tg 170-180°C)
- High-Tg: Shengyi S1000-2 or Isola 370HR (Tg 180°C, Td 340-360°C)
- Mid-loss (>3GHz): Shengyi S1000-2ME (Df=0.010 @10GHz) — 15-25% board cost premium
Worked Impedance Examples
50Ω Single-Ended Microstrip (Outer Layers)
With 1080 prepreg (h=2.8mil, Dk=4.2), t=1.4mil:
Using IPC-2141: w = 3.5mil yields ~51Ω
This requires LDI imaging (our standard process supports 3/3mil trace/space).
100Ω Differential Microstrip
With 2116 prepreg (h=4.6mil), 4.0mil traces with 5.5mil spacing achieves ~100Ω.
The thin 1080 prepreg makes 100Ω differential challenging — either reduce trace width to 3.5mil or switch to 2116 prepreg for wider geometry options.
50Ω Stripline (Layer 3)
With the asymmetric offset (18.6mil to L2, 2.8mil to L4): w = 5.0mil yields ~50Ω. The trace couples more strongly to L4 — don't cross power plane splits.
Note: We run full 2D field solver simulations (Polar Si9000) for production, not simplified formulas. These are included free with every order.
6-Layer HDI: The 1+4+1 Option
When standard through-hole vias waste too much space (every via blocks all 6 layers), consider 1+4+1 HDI:
- Blind laser microvias connect L1↔L2 and L5↔L6 only
- Internal 4 layers use standard mechanical through-holes
- Enables 0.4mm-pitch BGA without dog-bone fanout
Cost premium: 30-50% at prototype, 25-40% at volume. If HDI lets you shrink board area by 20-40%, the net cost impact may be neutral.
Our HDI specs: 0.1mm laser drill, 0.25mm capture pad, aspect ratio ≤0.8:1, ±2mil registration.
DFM Rules Specific to 6-Layer
Three things that catch engineers off guard:
Registration tolerance: ±3mil layer-to-layer. Your 5mil artwork annular ring becomes 2mil worst-case. Design minimum 5mil annular ring for comfort.
Copper balance matters more. Six layers = more opportunities for asymmetric stress. Keep all layers within ±15% copper density. Add grounded thieving to signal layers.
Via-to-via spacing: 8mil edge-to-edge minimum. Longer barrels need more room for plating chemistry. Violating this creates intermittent opens that pass room-temp testing but fail thermal cycling.
Cost Reality: 6L vs 4L vs 8L
| Layer Count | Multiplier vs 4L | Key Cost Drivers |
|---|---|---|
| 4-Layer | 1.0x (baseline) | Single press, 2 inner imaging steps |
| 6-Layer | 1.5-2.0x | Second press cycle, 2 extra imaging, tighter registration |
| 8-Layer | 2.0-2.8x | Third press, but incremental from 6L is only 1.3-1.5x |
Cost optimization tips:
- Use stock dielectric thicknesses (non-standard = special procurement + MOQ)
- Limit drill sizes to 4 standard diameters
- Design rectangular outlines that tile efficiently
- HASL is fine for pitches ≥0.5mm (cheapest finish)
How to Specify on Your Fab Drawing
Your stackup callout should include: layer function, copper weight per layer, prepreg glass style + count + thickness, core thickness, material grade (Tg/Td), impedance targets with trace geometries, and total thickness tolerance.
Full stackup specification template available in our detailed guide
This article reflects manufacturing data from our Shenzhen and Huizhou production facilities, verified against current material specs from Shengyi Technology and ITEQ Corporation (August 2026). Impedance examples verified against Polar Si9000 field solver.
Need a stackup recommendation? Upload your design for a free impedance modeling report — we run full 2D field solver simulations before fabrication begins.
Top comments (0)