DEV Community

WIOWIZ Technologies profile picture

WIOWIZ Technologies

https://dev.to/onboarding?referrer=https%3A%2F%2Fdev.to%2Fenter%3Fsignup_subforem%3D1%26state%3Dnew-user

Location Bengaluru, Kakinada Joined Joined on  Email address wiowizedgetech@gmail.com Personal website https://www.wiowiz.com
WIOWIZ FSimX Studio : How Fast Can a Simulator Turn RTL Into a Runnable SoC?

WIOWIZ FSimX Studio : How Fast Can a Simulator Turn RTL Into a Runnable SoC?

Comments
3 min read
WIOWIZ FSimX Studio : How FSimX Decides When Compiled Execution Is Safe

WIOWIZ FSimX Studio : How FSimX Decides When Compiled Execution Is Safe

Comments
3 min read
WIOWIZ FSimX Studio : An Assertion That Wasn't Evaluated Did Not Pass

WIOWIZ FSimX Studio : An Assertion That Wasn't Evaluated Did Not Pass

Comments
2 min read
WIOWIZ FSimX Studio : What Does Two-State Simulation Hide?

WIOWIZ FSimX Studio : What Does Two-State Simulation Hide?

Comments
2 min read
WIOWIZ EDA Platform

WIOWIZ EDA Platform

Comments
1 min read
WIOWIZ FsimX Studio - Can an Open Simulator Run a Real UVM Environment?

WIOWIZ FsimX Studio - Can an Open Simulator Run a Real UVM Environment?

Comments
2 min read
WIOWIZ FsimX Studio - Why FsimX Built Its Own SystemVerilog Front End

WIOWIZ FsimX Studio - Why FsimX Built Its Own SystemVerilog Front End

Comments
2 min read
WIOWIZ FsimX Studio - Coverage: Power-Aware Coverage from UPF Intent

WIOWIZ FsimX Studio - Coverage: Power-Aware Coverage from UPF Intent

Comments
2 min read
WIOWIZ FsimX Studio - Coverage: Formal Reachability and UNR Closure

WIOWIZ FsimX Studio - Coverage: Formal Reachability and UNR Closure

Comments
2 min read
WIOWIZ - VWIZ-COVERAGE: Code, Toggle, FSM, Expression, Covergroup and Assertion in One Database

WIOWIZ - VWIZ-COVERAGE: Code, Toggle, FSM, Expression, Covergroup and Assertion in One Database

Comments
2 min read
WIOWIZ SOCVP - Compose. Boot. Repeat.

WIOWIZ SOCVP - Compose. Boot. Repeat.

Comments
2 min read
WIOWIZ - Wave: Protocol Transaction and Memory Viewers for Debug

WIOWIZ - Wave: Protocol Transaction and Memory Viewers for Debug

Comments
2 min read
WIOWIZ SOCVP : Architecture Is Not a Directory Listing

WIOWIZ SOCVP : Architecture Is Not a Directory Listing

Comments
2 min read
FSIMX STUDIO - Wave: Drag-and-Drop Signals and Trace a Driver to its Source File

FSIMX STUDIO - Wave: Drag-and-Drop Signals and Trace a Driver to its Source File

Comments
2 min read
WIOWIZ SOCVP — The Catalogue Runs: From Semiconductor Claims to Executable Evidence

WIOWIZ SOCVP — The Catalogue Runs: From Semiconductor Claims to Executable Evidence

Comments
1 min read
WIOWIZ FSiMX Studio: RISC-V Hardware–Software Co-Simulation Debug

WIOWIZ FSiMX Studio: RISC-V Hardware–Software Co-Simulation Debug

Comments
2 min read
Three RISC-V Cores. One Boot. One Fabric.

Three RISC-V Cores. One Boot. One Fabric.

Comments
2 min read
WIOWIZ SOCVP - Three RISC-V Cores. One Boot. One Fabric.

WIOWIZ SOCVP - Three RISC-V Cores. One Boot. One Fabric.

Comments
2 min read
𝗦𝗢𝗖 𝗩𝗶𝗿𝘁𝘂𝗮𝗹 𝗣𝗹𝗮𝘁𝗳𝗼𝗿𝗺

𝗦𝗢𝗖 𝗩𝗶𝗿𝘁𝘂𝗮𝗹 𝗣𝗹𝗮𝘁𝗳𝗼𝗿𝗺

Comments
1 min read
FSiMX Studio

FSiMX Studio

Comments
1 min read
RVP - Reusable Verification Platform

RVP - Reusable Verification Platform

Comments
1 min read
FSiMX: Building a Verification Simulator as a Platform

FSiMX: Building a Verification Simulator as a Platform

1
Comments
3 min read
DFT: The Crucial Gap in Open-Source Chip Design

DFT: The Crucial Gap in Open-Source Chip Design

2
Comments
2 min read
Bridging Digital and Photonic Verification

Bridging Digital and Photonic Verification

1
Comments
2 min read
The Game of Imitation: A Way to Build Consciousness

The Game of Imitation: A Way to Build Consciousness

Comments
2 min read
VAIDAS: Real-Time ADAS Inference on VAI Architecture

VAIDAS: Real-Time ADAS Inference on VAI Architecture

Comments
2 min read
Why In-House EDA and Chip Flow Intelligence Are No Longer Optional

Why In-House EDA and Chip Flow Intelligence Are No Longer Optional

Comments
2 min read
Why Coverage Signoff Still Fails (Even with Better Tools)

Why Coverage Signoff Still Fails (Even with Better Tools)

Comments
2 min read
Real-Time Quality Monitoring in Food Processing: Why Manual Inspection No Longer Scales

Real-Time Quality Monitoring in Food Processing: Why Manual Inspection No Longer Scales

Comments
2 min read
VHE: Why Gate-Level Simulation Breaks at Scale (and What We Tried Instead)

VHE: Why Gate-Level Simulation Breaks at Scale (and What We Tried Instead)

Comments
2 min read
Chiplets, Made Practical: What Breaks When You Actually Try to Build One

Chiplets, Made Practical: What Breaks When You Actually Try to Build One

Comments
2 min read
Parallel Region-Based Routing on OpenROAD: Scaling Beyond Multithreading

Parallel Region-Based Routing on OpenROAD: Scaling Beyond Multithreading

Comments
2 min read
EQWAVE: Timestamps lie. Behavior doesn't

EQWAVE: Timestamps lie. Behavior doesn't

Comments
1 min read
From VAI to Mini-GPT: Verified Transformer Execution on Custom NPU Hardware

From VAI to Mini-GPT: Verified Transformer Execution on Custom NPU Hardware

Comments
2 min read
Virtual AI Inference: A Hardware Engineer’s View

Virtual AI Inference: A Hardware Engineer’s View

Comments
2 min read
HBM Verification: Why Controllers That Pass Tests Still Fail in Silicon

HBM Verification: Why Controllers That Pass Tests Still Fail in Silicon

Comments
1 min read
HBM Verification: Why Controllers That Pass Tests Still Fail in Silicon

HBM Verification: Why Controllers That Pass Tests Still Fail in Silicon

Comments
1 min read
VHE: GPU-Accelerated Gate-Level Simulation at Zero License Cost

VHE: GPU-Accelerated Gate-Level Simulation at Zero License Cost

Comments
2 min read
loading...